

DESIGN AND TESTING OF A UNIVERSAL EMBEDDED FEEDBACK CONTROLLER FOR RF CAVITIES

A. Sharma^{*,1,2}, S. Kar¹, Y. Dabas², B. K. Sahu², P. Singh²,
Y. Mathur², V. V. V. Satyanarayana², S. Venkatramanan²

¹Indian Institute of Technology Delhi, New Delhi, India

²Inter-University Accelerator Centre, New Delhi, India

Abstract

The design of low-level feedback (LLRF) controllers used to stabilize the amplitude and phase of the field within the RF cavities is typically customized to the frequency and mode of operation. IUAC, New Delhi, India, operates accelerators with RF structures in the range of 12.125-97 MHz, in both normal and superconducting modes. Currently, all the LLRF controllers are structure-specific and designed in the analog electronics domain. Component aging and obsolescence have made it challenging to maintain them due to frequent failures. To overcome this, a universal digital controller has been developed whose design is based on the philosophy of using the same hardware for all the RF structures at IUAC. It is a compact, frequency-reconfigurable, standalone device controlled by an EPICS IOC. With an aim to cater to the requirements of multi-accelerator facilities, this controller has been tested as a Sawtooth Waveform Generator for the Multi-Harmonic Buncher (MHB), as a generator-driven (GDR), and as a self-excited loop (SEL)-based LLRF for various RF cavities at IUAC. Long-term RMS stability of $\sim 1\%$ in amplitude and a $< \pm 0.4^\circ$ in phase locks have been obtained. Design details and test results are discussed in this paper.

INTRODUCTION

RF resonant cavities are the heart of an RF accelerator, which energizes incoming ion beams. These structures use extremely high axial electric fields inside them and transfer their energy to the incoming beam particles. For effective energy transfer, the stability of this field, in terms of amplitude and phase, is paramount. This stability is achieved using the Low-Level RF (LLRF) controllers. A small fraction of the cavity field is picked up and fed into this controller as feedback, which then performs feedback control algorithms to ensure the required stability. At IUAC, there are multiple RF structures, including the Superconducting Linear Accelerator (SC-LINAC), the High Current Injector (HCI), a Multi-Harmonic Buncher (MHB) for the Pelletron DC Accelerator, and a Table-Top (TT) Cyclotron. The operating frequency of RF cavities ranges from 12.125 MHz to 97 MHz. The LLRF electronics for all these RF structures are in the analog domain and have been in use for many years [1–3]. The SC-LINAC has SEL-based LLRF [2, 4, 5], whereas HCI, MHB, and TT cyclotron use GDR-based electronics [1, 3]. While the current solutions have performed satisfactorily, maintenance cycles have recently grown due to

component-level issues. These controllers are rigid in their designs with limited modification capabilities. Maintaining spares inventory is also a challenging task amid component obsolescence. Analog techniques used here for cavity field stabilization were first proposed in [4, 5]. Since then, many advancements, especially the introduction of high-speed A/D and D/A converters and specialized signal-processing hardware, have led to the widespread development of digital LLRF electronics [6–11]. Several implementations invoke backplane-based methods, such as VME, cPCI, and microTCA. These solutions are often costly, bulky, and difficult to adopt due to a customized design goal. Standalone, non-crate-based systems provide a more versatile, fast, and cost-effective alternative. The use of a SoC-FPGA makes this a complete system implementation, as the same chip can host both the signal-processing logic and the remote-control server logic. This paper builds-up from the findings of [10, 11] to devise an universal digital LLRF design that can be used as a sawtooth waveform generator for MHB, GDR-based RF controller for HCI, and TT cyclotron, and SEL-based RF controller for SC-LINAC. The main feature of our design is the hardware configuration, which remains the same regardless of the cavity type, without the need for FPGA reprogramming. In addition to the LLRF algorithm, the same FPGA contains logic for the motorized Frequency Tuner Control, considerably lowering the system's cost. Besides that, a set of EPICS device drivers has also been written for generic record types (AI, AO, BI, BO, MBBI, MBBO) in the processor part of the SoC-FPGA [12]. EPICS Qt-based code-free GUI is used for remote control. Further sections detail its construction and test results with various facilities at IUAC.

DESIGN AND CONSTRUCTION

The major blocks of the system as shown in the overall physical block diagram (Fig. 1a) are a wideband Analog Front-End (AFE), microcontroller programmed PLL Multiplier, and a SoC-FPGA-based digital board. Different blocks of the finished prototype (Fig. 1b) are explained in the following subsections.

Analog Front-End (AFE)

This module (Fig. 2) is responsible for the down- and up-conversion of RF signals entering or leaving the digital board. Since the design philosophy is universal, it features wideband components to convert all incoming RF signals to the low-frequency domain and vice versa. In addition, it

* idz208685@iitd.ac.in




Figure 1: Block Diagram (a) and Finished Prototype (b) of the Universal LLRF System.

also provides various signals for monitoring purposes. It is essentially a combination of attenuators, amplifiers, mixers, low- and high-pass filters, and directional couplers. The local oscillator signal for the mixer is generated by a Si5356-based I2C-programmable PLL multiplier, synchronized with an external reference signal. Apart from the LO signal, it is used to generate a 125 MHz system clock signal for the FPGA. An on-board microcontroller loads a frequency-control configuration into the PLL multiplier at power-up, so that all signals are stabilized before the system actually powers up.




Figure 2: Block Diagram of the Analog Front End Module.

Digital Board

This board [13] houses the main signal processing algorithm. An on-board fast ADC samples the downconverted RF input signal and passes it through the algorithm (Fig. 3). Our controller can operate in multiple modes, as listed below, with suitable support from an EPICS IOC-based control server. A lightweight digital PLL (DPLL) forms an important aspect shown at the bottom of the algorithm (Fig. 3) It helps the Si5356-based PLL multiplier mitigate long-term sub-millihertz-level errors which were experimentally observed and caused by accuracy issues with the manual setting of its phase increment word via the GUI.

Sawtooth Generator: In this mode, the system is programmed to host three similar LLRF digital signal processing chains. Each chain independently stabilizes the phase and amplitude of a particular harmonic frequency as detailed in [11]. It is used to drive multiple LC-tank circuits at the MHB of Pelletron [1] and HCI [3] facilities of IUAC.

Generator Driven Resonator (GDR): In this mode, the system is used to regulate a single frequency RF cavity field based on an external master-oscillator signal. This




Figure 3: Digital Feedback Control Algorithm for Universal LLRF.

algorithm operates in the IQ domain and uses a single signal processing chain from the multiple available on the FPGA. Direct control of any frequency signal up to 50 MHz is possible, and beyond that, the AFE is used to downconvert the signal. These controllers are helpful in the HCI and tested with TT cyclotron project of IUAC [9]. In addition to the cavity field feedback control, this mode also features a PWM-controlled motorized frequency tuner in the same FPGA as per [10]. It compares the phase error (between the FWD signal and the PU signal) with a threshold value and, based on that, it decides the direction of motion of the tuner [9, 10].

Self-Excited Loop (SEL): In this mode, the system is programmed to excite an oscillation in a Superconducting RF cavity at its natural frequency [8]. The concept of SEL has been practically implemented in the analog domain in [2, 4, 5]. The present design is inspired by [7, 8] and implemented in the digital domain using the Phase-Pass method. Here, the CORDIC algorithm is used to convert from the IQ domain to the amplitude/phase domain, enabling the amplitude limiter and phase shifter to be digitally implemented via simple mathematical operations. In the case of free-running SEL, the DPLL helps to lock the on-board DDS clock with the pick-up signal. However, in external signal phase locking (SEL-AP), the same DPLL can lock the DDS clock to an external reference. Once the DDS is locked, the Amplitude/Phase PI controller takes over to stabilize the pick-up signal. This relationship, shown in the algorithm (Fig. 3), is easily navigated using the suitable options in the GUI.

Remote Control and Firmware

The SoC-FPGA hosts a remote-control server which is a layered, multi-tier architecture (Fig. 4) based on Ethernet PHY for direct communication. All the modes of operation are programmed into a single, Xilinx Zynq-based SoC-FPGA board. Navigating and controlling these modes in remote mode is easily possible through software-programmable, memory-mapped, AXI-controlled General Purpose IO variables. Several analog control parameters, such as set points, PI gains, and phase-shift values, are also

passed via multi-bit AXI GPIOs. A specialized set of generic EPICS device drivers has been written for the Zynq-based SoC-FPGA for such applications to perform different types of input/output transactions [12]. Entire backend computations are optimally performed in the IOC using various types of EPICS records, leading to a simplified EPICS Qt-based code-free GUI.




Figure 4: Firmware Architecture.


TESTS AND RESULTS

Three prototype units bearing the same hardware have been deployed with the MHB of the Pelletron BPS, TT cyclotron, and the Superconducting Test Cryostat (STC) of the SC-LINAC facilities at IUAC, New Delhi. The MHB operates under direct RF sampling with three harmonics of $f_o = 12.125$ MHz, whereas for TT cyclotron, the operational frequency is 18.2 MHz. Lastly, the NCRF cavities at the HCI facility are operational at 48.5 MHz and 97 MHz, serving as the injector for the SC-LINAC, with several QWRs operating at 97 MHz. The signals for these controllers were first downconverted and then fed to the digital board for direct RF sampling. The controller has been tested with a chopped 28Si^{6+} beam of 80–100 MeV at the BPS of IUAC, where it produced a stable pulsed beam with 1.5–1.8 ns FWHM for nuclear physics experiments. This performance is on par with the existing analog-domain controller. For the TT-cyclotron (Fig. 5a), this controller in GDR mode has been operated with a frequency tuner up to 200W RF power. In the STC test, the SEL mode could successfully strike the loop at the cavity's resonance, and the DPLL was found to track it up to a few hundred hertz in the room-temperature SEL test (Fig. 5b), affected by coupler movement and underlying microphonics.

In the laboratory environment, the long-term RMS stability (Fig. 6) of the controller was also recorded in different modes of operation and summarized (Table 1) below.

CONCLUSION

This paper successfully demonstrates the concept, design, and implementation of a universal LLRF controller. It is a compact, stand-alone instrument featuring advanced signal processing and novel frequency-tracking algorithms implemented on a single FPGA board. These algorithms




(a)



(b)


Figure 5: Test setup of TT Cyclotron (a) and SCRF Cavity at room-temperature (b).



(a)

(b)

(c)



(d)

(e)

Figure 6: Long-Term RMS Variations in Phase and Amplitude in different modes of Operation of the Universal LLRF.

Table 1: Summary of various long-term performance test results.

Mode	Amplitude [%]	Phase [°]	Fig.#
MHB-DPLL	—	$\pm 0.40^\circ$	Fig. 6(a)
GDR	$\pm 0.5\%$	$\pm 0.45^\circ$	Fig. 6(b), 6(c)
SEL-AP	$\pm 1.2\%$	$\pm 0.35^\circ$	Fig. 6(d), 6(e)

are lightweight in terms of FPGA resources and suitable for any multi-accelerator facility, such as IUAC in New Delhi. Phase and Amplitude locks were stabilized in the range of $\sim 0.4^\circ$ and $\sim 1\%$ respectively. The loop allows phase corrections of up to 35° and amplitude corrections of ± 3 dB, as verified using an additional phase shifter and attenuator. This instrument is currently under rigorous testing at IUAC and will undergo production once found suitable for beam acceleration.

ACKNOWLEDGEMENTS

The authors sincerely thank Prof. A.C. Pandey, Director of IUAC, New Delhi, for inspiring this collaborative research, and are grateful for the support received from the SENSE and BSTTM Departments at IIT Delhi.

REFERENCES

- [1] A. Sarkar *et al.*, “Single-gap multi-harmonic buncher for NSC pelletron”, in *AIP Conference Proceedings*, vol. 473, pp. 272–

- 278, 1999. doi:10.1063/1.58948
- [2] G. Joshi *et al.*, “Controller for 97 MHz super-conducting QWR for NSC LINAC booster”, *Pramana – Journal of Physics*, vol. 59, pp. 1035–1040, 2003. doi:10.1007/s12043-002-0153-x
- [3] R. Kumar *et al.*, “Development of low-level RF-based controller for single gap multi-harmonic buncher”, in *Proc. InPAC’18*, 2018.
- [4] J. R. Delayen, “Phase and amplitude stabilization of superconducting resonators”, Ph.D. thesis, California Institute of Technology, Pasadena, CA, USA, 1978.
- [5] I. Ben-Zvi *et al.*, “The control and electronics of a superconducting booster module”, *Nucl. Instrum. Methods Phys. Res. A*, vol. 245, no. 1, 1986. doi:10.1016/0168-9002(86)90251-2
- [6] K. Pozniak *et al.*, “Electronics for TESLA-XFEL linear accelerator”, in *Proc. SPIE*, vol. 7124, 2008.
- [7] G. Joshi, P. Singh, V. Agarwal, and G. Kumar, “Digital self-excited loop for a superconducting linac”, *Nucl. Instrum. Methods Phys. Res. A*, vol. 762, pp. 70–76, Oct. 2014. doi:10.1016/j.nima.2014.05.115
- [8] T. Allison, J. Delayen, C. Hovater, J. Musson, and T. Plawski, “A digital self-excited loop for accelerating cavity field control”, in *Proc. PAC’07*, pp. 2481–2483, 2007. doi:10.1109/PAC.2007.4441290
- [9] H. Hassanzadegan, “Design, analysis and implementation of a versatile low level radio frequency system for accelerating cavities”, Ph.D. thesis, UPV/EHU, Sep. 2011.
- [10] A. Sharma *et al.*, “Design of a generic digital LLRF controller”, in *Proc. DRCA’24*, 2024.
- [11] A. Sharma, S. Kar, and B. K. Sahu, “Compact embedded RF sawtooth waveform generator for particle accelerator applications”, *AIP Advances*, vol. 15, no. 2, p. 025228, 2025. doi:10.1063/5.0247233
- [12] Y. Dabas, A. Sharma, B. K. Sahu, and S. Kar, “Development of embedded EPICS IOC for SoC-FPGA based designs at IUAC”, in *Proc. InPAC’25*, 2025.
- [13] Red Pitaya, “Red pitaya STEMLab 125-14”, <https://redpitaya.com/stemlab-125-14/>, Accessed: 2026-03-16, 2013,